

A-6		h
	<u>DL501</u>	
	TDC	
	<del></del>	
	Data Sheet	
	Blockdiagram	
	Circuit Description	
	Recording Modes	
	Functions	
	Memory Map	
ASS - CONT. 1 P	Jumper	
	FrontConnector	
	VMEConnector	
	VMX/VXIConnector	
	PowerConnector	
(Mark)		
( <b>∕°™®∆)</b>		

## **DL501 Data Sheet**: Digital to Time Converter



#### **DL501 Blockdiagram**



## **DL501 Circuit Description**

After RESET a START Signal (both either from software or external!) will start the recording of the times of leading edges of analog input signals. The time reference (10 Bits) is given by the TIME COUNTER (TC) which is also started and clocked from an external (or internal) CLOCK (F<100MHz).

18 differential input CHANNELS are sampled with the clock and whenever the trigger logic detects a rising edge on one of the input signals it will generate a trigger signal. This trigger signal causes the writing of the current time to the TIME MEMORY and the writing of the current channel pattern to the CHANNEL MEMORY. The current channel pattern shows for all channels only those which are starting in this moment! 2 of the 18 channels can be configured (by jumpers) to record only the state at time of trigger. Any channel can be disabled individually by software.

After recording of the hit the HIT COUNTER is incremented by one and the circuit waits for the next hit!

On overflow of the TIME COUNTER a MARKER hit with this time (=1023) will be generated. If there is a real signal trigger at this moment the according channel pattern will also be recorded!

The memory is now filled according to the conditions described in 'DL501 Recording Modes'.

After stop the HitCounter can be read out to determine the number of valid hits in the TDC Memory!

In NON GATED MODE the stop, either by TC OVERRUN, HC OVERRUN or external STOP, will always be recorded as a last MARKER hit! Therefore the number of valid hits is here HITCOUNTER -1.

In GATED MODE the module simply stops on End Of Gate and no MARKER hit will be written.

Channel pattern (18 bits), Time information (10 bits) and module number (4 bits) is packed in one 32 bit word and has to be read out sequentially in the order last to first! A special block transfer mode enables fast readout of all modules and is terminated on empty with BUSERROR!



# **DL501 Recording Modes**


The DL501 TDC can be operated in 4 Modes according to the combinations of two programmable STOP
conditions (besides of stopping with external STOP/GATE or software Stop!):
- TC-STOP: Stop on TimeCounter overflow =1023
- HC-STOP: Stop on HitCounter overflow = 255 (when memory is completely filled!)
a) TC-STOP + HC-STOP: The TDC stops on either TimeCounter or HitCounter overflow.
This is the typical COMMON START mode where the first hits after start are essential.
-High signal rates: only the first 255 hits (after start) are valid!
-Low signal rates: all n<255 hits (before automatic stop on TC overflow) are valid!
-No signals: the memory is filled with only one (marker) hit!
b) TC-STOP + NOT HC-STOP: The TDC stops only on TimeCounter overrun.
This is also COMMON START mode where the last hits before automatic stop are essential.
-High signal rates: only the last 255 hits (before automatic stop on TC overrun) are valid!
-Low signal rates: all n<255 hits (before automatic stop on TC overflow) are valid!
-No signals: the memory is filled with only one (marker) hit!
c) NOT TC-STOP + HC-STOP: The TDC stops only on HitCounter overrun.
This is a COMMON START mode where the TDC records everything until the memory is filled.
-High signal rates: only the first 255 hits (after start) are valid!
-Low signal rates: all n<255 hits are valid! The memory is also filled with TC overrun markers!
-No signals: the memory is only filled with TC overrun markers!
c) NOT TC-STOP + NOT HC-STOP: The TDC stops only on software RESET, STOP or ext. STOP/GATE
or RESET.
This is the typical COMMON STOP mode where the TDC records everything until it will be stopped.
-High signal rates: only the last 255 hits (before stop) are valid!
-Low signal rates: only the last n<255 hits are valid! Also TC overrun markers!
-No signals: the memory is only filled with TC overrun markers!

# **DL501 Functions**

Function	Addr	Data	Remark
DL501Reset	w.SIO.\$ss1x		reset HC, TC, flags; do Stop;
DL501Dec&Hit	r.SIO.\$ss00	D31D0	decrement HC & read HITSLICE
	(r.AM=\$11)	D0	Busy flag
	(r.AM=\$15)	D3D1	Module Number (only 3 bits)
		D13D4	TIME (10 bits)
		D31D14	CHANNEL pattern (Ch0Ch17)
DL501Hit	r.SIO.\$ss04	D31D0	read HITSLICE (no decrement!)
DL501HC	r.SIO.\$ss08	D9D0	read HITCOUNTER (HC)
DL501Start	w.SIO.\$ss08		generate software START
DL501Stop	w.SIO.\$ss0C		generate software STOP
DL501DisChannel	w.SIO.\$ss04	D31D16	disable CHANNELS (Ch0Ch15)
DL501Mode	w.SIO.\$ss00	D31D14	disable CHANNELS (Ch0Ch17)
		D8	(/TC) disable TimeCounterStop mode
		D9	(/HC) disable HitCounterStop mode
		D10	(/G) disable Gated mode (=Start/Stop mode)
	ss = SIO Addr	D11	(LM) enable LastModule mode
	w. = write	D12	(T) enable Trigger (Trigger only external)
	r. = read		
	x = don't care		




## **DL501 Memory Map**



#### D16...D31 only with longword access!



## **DL501 Jumper**




Jumper	Pos	Function
M5P1-5	closed*	-5.2V via P2 (VXI)
JP4	closed	BERR on VME-Bus
JP1	closed*	Auto Trigger
JP10	up	Busy/Data = Data
	down	Busy/Data = Busy
JP11	up	external Clock
	down	internal Clock
JP12	left	internal SetEmpty (HC=0)
(patched)	right	ext. SetEmpty (TimeMonitor)
P5V1	closed*	+5V on FrontConnector
M5V1	closed*	-5.2V on FrontConnector
GND	closed*	GND on FrontConnector
JCH0	up	Ch16 Edge
	down	Ch16 Status
JCH1	up	Ch17 Edge
<u> </u>	down	Ch17 Status

\* prewired!




### **DL501 FrontConnector**





<u>D</u>	L501 VMEConnector	а	b	С	
	/1	D00	/BBSY	D08	l
		D01	/BCLR	l D09 l	ĺ
	3	D02	/ACF	D10	ĺ
r_n	4	D02 D03	/ACF /BGOI	D11	
	<b>_</b>	D04	/BG00	D10 D11 D12 D13	
<b>'</b>	6	D05	/BG1I	D13	
	7 8 9 1 0 1 1 1 2 1 3	D06	/BG10	I I)14 I	
	8	D07 GND SYSCLK	/BG2I /BG2O /BG3I	D15	
	9	GND	/BG2O	GND	
	10	SYSCLK	BG3I	D15 GND /SYSFAIL /BERR	
		GND	/BG3O	BERR	
	1 2	/DS1	/BRO	I /SYSR I	
		/DS0	/BR1	/LWRD AM5 A23	
	14	WRITE GND DTACK	/BR2 /BR3	AIVID	l
╢╀,5.2V <u>~_</u>	15	IGND	AM0	A23	ł
₩Ы	16	DIACK	AM1	A22 A21	1
Connector	□ <b>□</b> □ \ '18	GND / A S	AM2	A∠    Λ20	1
(HD)	J5 \	\(\frac{CVID}{CVID}\)	Ω <u>IXIÆ</u>	<u>Ω <del></del> V</u>	İ
		/AS GND /IACK	CVD	Ω.!.ÿ Δ18	İ
	1 9 2 0 2 1 2 2 2 3 2 4 2 5 2 6	/IACKIN	AM3 GND SERC.	A20 A19 A18 A17	İ
		/IACKO	SERD.	A16	İ
	1 \ 23	AM4	GND	A15	İ
	1 \ 24	A07		A14	İ
		A07 A06	/IRQ7 /IRQ6	A14 A13	İ
_	₹ \ 26	A05	/IRQ5	A12	İ
$\bowtie$		A04	/IRQ4	A11	
	\ 28	AO3	/IRQ3	A10	
_	\ 29	A02	/IRQ2 /IRQ1	A09	
	\ 30	A01	/IRQ1	A08	Ι.
	\ 31	A02 A01 -12V	+5VSB	A09 A08 +12V +5V	1
	\ 3 2	+5V	+5V	+5V	1



**DL501 PowerConnector** 

