
	DL501
	TDC
	Data Sheet
	Blockdiagram
	Circuit Description
	Recording Modes
	Functions
	Memory Map
	Jumper
	FrontConnector
	VMEConnector
	VMX/VXICconnector
	PowerConnector
	Test




DL501 Data Sheet : Digital to Time Converter

	Frontpanel Signals		Application	
	* +5V/-5V	VME power	Multichannel Driftchambers	
	* Sel	module was accessed	Input from DL504 Discriminator	
	* Busy	lit if sampling		
	* Hit/Data	lit on first Hit/data in memory		
	< Clock	NIM, ≤ 100 MHz	Features	
	< Start/Gat	NIM, (asynchron with clock!)	Number of channels: 16 + 2	
	< Stop/Trig	NIM, (Trig=ext.HitTrigger)	Time Resolution: 1/F (F ≤ 100MHz)	
	< Reset	NIM, Fast Clear	Range:(256-HitSlices)*1024*1/F	
	> Busy/Data	NIM,	= 2.68 ms (0 HitSlices, F=100MHz)	
	> Hit	NIM,	= 10 μs (255 HitSlices, F=100MHz)	
	-5V	Front Connector for -5V	Dead Time (one channel): 20 ns	
	GND	if using std. VME crates!	Conversion & Time: digital, 0s	
	GND.GND		Storage: only valid data	
> +5V, -5V	< 500mA	Multi-Hits (one channel): ≤ 255		
< ±Ch17	diff ECL	Multi-Events: ≤ 255		
< ±Ch16	diff ECL	Trigger: leading edge on any channel, external		
< ±Ch15	diff ECL	Start: software, external, on Gate (rising edge)		
< ±Ch0	diff ECL	Stop: software, external, on Gate (falling edge)		
		on Timecounter (TC) overflow,		
		on Hitcounter (HC) overflow		
		FastClear: < 20 ns, software, external		
		Interrupt: first hit; Readout: Auto Blockmode		
		onboard Quartzclock		
Package : VME-Double Eurocard (Size B), 4 TE width				
Power : 5.3A @ -5.2V; .85A @ +5V;				



DL501 Blockdiagram



DL501 Circuit Description

After RESET a START Signal (both either from software or external!) will start the recording of the times of leading edges of analog input signals. The time reference (10 Bits) is given by the TIME COUNTER (TC) which is also started and clocked from an external (or internal) CLOCK ($F \leq 100\text{MHz}$).

18 differential input CHANNELS are sampled with the clock and whenever the trigger logic detects a rising edge on one of the input signals it will generate a trigger signal. This trigger signal causes the writing of the current time to the TIME MEMORY and the writing of the current channel pattern to the CHANNEL MEMORY. The current channel pattern shows for all channels only those which are starting in this moment! 2 of the 18 channels can be configured (by jumpers) to record only the state at time of trigger. Any channel can be disabled individually by software.

After recording of the hit the HIT COUNTER is incremented by one and the circuit waits for the next hit!

On overflow of the TIME COUNTER a MARKER hit with this time (=1023) will be generated. If there is a real signal trigger at this moment the according channel pattern will also be recorded!

The memory is now filled according to the conditions described in 'DL501 Recording Modes'. After stop the HitCounter can be read out to determine the number of valid hits in the TDC Memory!

In NON GATED MODE the stop, either by TC OVERRUN, HC OVERRUN or external STOP, will always be recorded as a last MARKER hit! Therefore the number of valid hits is here HITCOUNTER -1.

In GATED MODE the module simply stops on End Of Gate and no MARKER hit will be written.

Channel pattern (18 bits), Time information (10 bits) and module number (4 bits) is packed in one 32 bit word and has to be read out sequentially in the order last to first! A special block transfer mode enables fast readout of all modules and is terminated on empty with BUSERROR!

DL501 Recording Modes

The DL501 TDC can be operated in 4 Modes according to the combinations of two programmable STOP conditions (besides of stopping with external STOP/GATE or software Stop!):

- TC-STOP: Stop on TimeCounter overflow =1023
- HC-STOP: Stop on HitCounter overflow = 255 (when memory is completely filled!)

a) TC-STOP + HC-STOP: The TDC stops on either TimeCounter or HitCounter overflow.

This is the typical COMMON START mode where the first hits after start are essential.

- High signal rates: only the first 255 hits (after start) are valid!
- Low signal rates: all $n < 255$ hits (before automatic stop on TC overflow) are valid!
- No signals: the memory is filled with only one (marker) hit!

b) TC-STOP + NOT HC-STOP: The TDC stops only on TimeCounter overrun.

This is also COMMON START mode where the last hits before automatic stop are essential.

- High signal rates: only the last 255 hits (before automatic stop on TC overrun) are valid!
- Low signal rates: all $n < 255$ hits (before automatic stop on TC overflow) are valid!
- No signals: the memory is filled with only one (marker) hit!

c) NOT TC-STOP + HC-STOP: The TDC stops only on HitCounter overrun.

This is a COMMON START mode where the TDC records everything until the memory is filled.

- High signal rates: only the first 255 hits (after start) are valid!
- Low signal rates: all $n < 255$ hits are valid! The memory is also filled with TC overrun markers!
- No signals: the memory is only filled with TC overrun markers!

c) NOT TC-STOP + NOT HC-STOP: The TDC stops only on software RESET, STOP or ext. STOP/GATE or RESET.

This is the typical COMMON STOP mode where the TDC records everything until it will be stopped.

- High signal rates: only the last 255 hits (before stop) are valid!
- Low signal rates: only the last $n < 255$ hits are valid! Also TC overrun markers!
- No signals: the memory is only filled with TC overrun markers!





DL501 Functions

Function	Addr	Data	Remark
DL501Reset	w.SIO.\$ss1x		reset HC, TC, flags; do Stop;
DL501Dec&Hit	r.SIO.\$ss00 (r.AM=\$11) (r.AM=\$15)	D31...D0	decrement HC & read HITSlice
		D0	Busy flag
		D3...D1	Module Number (only 3 bits)
		D13...D4	TIME (10 bits)
		D31...D14	CHANNEL pattern (Ch0...Ch17)
DL501Hit	r.SIO.\$ss04	D31...D0	read HITSlice (no decrement!)
DL501HC	r.SIO.\$ss08	D9...D0	read HITCOUNTER (HC)
DL501Start	w.SIO.\$ss08		generate software START
DL501Stop	w.SIO.\$ss0C		generate software STOP
DL501DisChannel	w.SIO.\$ss04	D31...D16	disable CHANNELS (Ch0...Ch15)
DL501Mode	w.SIO.\$ss00	D31...D14	disable CHANNELS (Ch0...Ch17)
		D8	(/TC) disable TimeCounterStop mode
		D9	(/HC) disable HitCounterStop mode
		D10	(/G) disable Gated mode (=Start/Stop mode)
		D11	(LM) enable LastModule mode
		D12	(T) enable Trigger (Trigger only external)
	ss = SIO Addr w. = write r. = read x = don't care		




DL501 Memory Map



* these addresses (and +2) with autodecrement of Hitcounter!


B = Busy Flag



D16...D31 only with longword access!



DL501 Jumper




Jumper	Pos	Function
M5P1-5	closed*	-5.2V via P2 (VXI)
JP4	closed	BERR on VME-Bus
JP1	closed*	Auto Trigger
JP10	up	Busy/Data = Data
	down	Busy/Data = Busy
JP11	up	external Clock
	down	internal Clock
JP12	left	internal SetEmpty (HC=0)
(patched)	right	ext. SetEmpty (TimeMonitor)
P5V1	closed*	+5V on FrontConnector
M5V1	closed*	-5.2V on FrontConnector
GND	closed*	GND on FrontConnector
JCH0	up	Ch16 Edge
	down	Ch16 Status
JCH1	up	Ch17 Edge
	down	Ch17 Status


* prewired!




DL501 FrontConnector



DL501 VMEConnector



DL501 VMX/VXIC Connector



DL501 PowerConnector

